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Low temperature plasma etching for Si3N4 waveguide applications
D. Celo,a R. Vandusen, T. Smy, J. Albert, and N. G. Tarr
Department of Electronics, Carleton University, Ottawa, Ontario K1S 5B6, Canada
P. D. Waldron
Institute for Microstructural Sciences, NRC 1200 Montreal Road, Ottawa, Ontario K1A 0R6, Canada
Received 21 August 2007; accepted 27 December 2007; published 30 January 2008
Highly selective and anisotropic low temperature electron cyclotron resonance plasma etching
process for silicon nitride optical rib waveguide devices compatible with integrated circuit
technology is presented. Etching at low temperatures −30 °C with SF6 /O2 chemistry in
combination with a silicon dioxide hard mask achieved good anisotropy with the vertical
sidewalls. © 2008 American Vacuum Society. DOI: 10.1116/1.2836424
I. INTRODUCTION
Optical waveguides WGs with a silicon nitride Si3N4
core surrounded by silicon oxide SiO2 cladding layers rep-
resent one of the best alternatives to fabricate planar
waveguides with large core-cladding refractive index differ-
ence. Low scattering and absorption losses and compatibility
with Si processing makes this technology attractive for pla-
nar lightwave integrated circuits. While this technology has
existed for more than a decade, a reliable fabrication process
of silicon nitride waveguides still remains a key issue in
obtaining desired optical parameters. The etching process for
the formation of the silicon nitride core should be aniso-
tropic, to produce high aspect ratio features with vertical
sidewalls, and highly selective to mask material, to minimize
the erosion during the etching process. As reported in Ref. 1,
carbon-free etching of Si3N4 with SF6 /O2 /N2 gas mixture in
high-density electron cyclotron resonance ECR plasma
source is possible. According to the authors, SiNx etch rates
of 20–30 nm /min have been achieved with high selectivity
over both SiO2 and Si. However, due to a poor selectivity of
the process over the mask material, most of the experiments
were limited to 2 min etching time, in order to avoid com-
plete resist removal. Furthermore, no anisotropy was re-
ported, making this process not ideal for Si3N4 waveguide
fabrication.
In order to obtain anisotropic etching, the high chemical
reactivity of atomic fluorine with silicon or nitride generally
demands the use of a sidewall passivant or cryogenic tem-
peratures. As demonstrated for polysilicon applications,
SF6 /O2 plasmas in which oxyfluorides provide sidewall pas-
sivation have achieved some success,2,3 but are generally
viewed to have insufficient anisotropy for waveguide appli-
cations. The use of fluorine chemistry at cryogenic substrate
temperatures improves the process by further inhibiting lat-
eral etching,4 leading to high anisotropies with almost verti-
cal sidewalls. A technique for successful etching of silicon
with SF6 plasma at cryogenic substrate temperatures was
demonstrated,5 and has since become widely used for
silicon-on-insulator rib waveguide applications.6 Several
authors7–9 have studied the effect of different process param-
eters such as sidewall angle, silicon etch rate, and selectivity
to oxide and photoresist PR as function of gas flow con-
centration as well as substrate temperature. In general, the
results show that vertical-walled, anisotropic etching of sili-
con with good selectivity to oxide can be achieved.
As evident from applications to silicon, the aggressive
cleaning action of sulfur hexafluoride with added oxygen
makes this chemistry a good candidate for use in etching
nitride waveguides. Nevertheless, there are problems that
should be addressed: SF6 is not only aggressive to nitride but
also to PR. This low selectivity in the process limits etch
time and etch depth of the nitride layer and also hinders
formation of vertical sidewalls in the nitride ridge waveguide
due to the erosion of mask material. The problem is wors-
ened by the presence of oxygen in the plasma, as oxygen
plasma etching can strip most solidified PR. Even a small
percentage of fluorinated gas can greatly increase the re-
moval rate for many resists.10 Fluorine produces reactive
sites on the polymer backbone, and also small amounts of
fluorine increase the concentration of atomic oxygen in the
plasma.
Based on these considerations, an integrated circuit IC
compatible process to fabricate nitride optical waveguides is
presented. Results shown in this work demonstrate that a
SF6 /O2 fluorine chemistry mixture in ECR plasma source
and low substrate temperatures at about −30 °C can success-
fully etch a 0.4 m deep nitride rib waveguide having width
in the 2 m range. Furthermore, the combination of a hard
100 nm thick SiO2 mask with a standard positive PR Shipley
S1811 mask substantially improved etching parameters and
increased allowable etching time. The process was optimized
to obtain a good selectivity of nitride over the mask, with
highly anisotropic etching, demonstrating nitride profiles
with vertical sidewalls.
II. EXPERIMENTAL SETUP
Silicon starting substrates with 3.5 m thermal oxide
were used. A low stress, low refractive index n=1.95,
plasma enhanced chemical vapor deposition Si3N4 film of
aAuthor to whom correspondence should be addressed; electronic mail:
dcelo@doe.carleton.ca
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1 m thickness was deposited. The thermal oxide layer
serves as a buffer or underclad for the nitride WG core, as
schematically shown in Fig. 1.
A. Lithography and plasma etching
Two different etch masks were considered: a a standard
single layer positive PR S1811; and b a two layer mask
with the first layer being a 100 nm thick oxide, covered by a
second layer of PR S1811. The only difference between these
two experiments is the addition of the oxide hard mask,
which should increase the process selectivity of Si3N4 over
SiO2 by acting as an etching barrier.11 Waveguides of differ-
ent rib widths 2–5 m were patterned using a standard
lithography process.
At this point, wafers with and without an oxide-mask
layer were separated. An additional lithography step was re-
quired for wafers having the 100 nm SiO2 mask layer. The
pattern was transferred into the oxide layer by anisotropic
dry etching, which was completed for 3 min in a reactive ion
etcher RIE with CHF3 /O2 gas flows of 42.5 /7.5 SCCM
SCCM denotes cubic centimeter per minute at STP, respec-
tively. Etched structures were investigated by optical micros-
copy, whereas the etch depth was measured with a Tenkor P1
profiler. Si3N4 channels exposed for further plasma etching
showed etch depth of 180 nm 100 nm of SiO2 and 80 nm of
Si3N4, leaving the rest of the wafer area covered by a two
layer oxide/PR mask.
Plasma etching was completed using a PlasmaTherm 720
ECR etcher with a SF6 /O2 chemistry and substrate cooling
maintained by a temperature controller. Cooling was pro-
vided by a continuous flow of helium gas across the back
side of the wafer. The helium was precooled through a heat
exchanger filled with liquid nitrogen. The wafer was
clamped against an O-ring seal to prevent the escape of the
helium into the vacuum chamber.
The PlasmaTherm system was designed for use with
100 mm diameter wafers. However, waveguides presented in
this work were fabricated in small pieces typically 1
1 cm2. During the etching process in ECR, these small
pieces were attached to a backing wafer using SPI Supplies
double sided adhesive conductive carbon tape. The backing
wafer and the attached sample were clamped to the cooled
chuck, facilitating the cooling action. Gas flow rates into the
chamber are mass-flow controlled. The flow ratio SF6 /O2
=3.65 /2.21 SCCM was previously adjusted to maximize the
etch rate and kept constant during the etching process. The
operating pressure was 6 mTorr.
In addition to low temperature etching, several etching
experiments were completed at room temperature. Samples
were attached to the backing wafer with and without carbon
tape, leading to two different etching temperatures. The pur-
pose of this experiment was to investigate the effect of tem-
perature on etch rate, anisotropy, and selectivity. After etch-
ing, the PR layer was ashed in oxygen plasma using a
PlasmaPreen system, while the SiO2 mask was left in place.
Samples were examined in a JEOL JSM-6400 SEM operated
at 20–25 kV.
B. Wafer and sample temperature measurements
The actual temperature of the sample is an important pa-
rameter, especially since low temperature plasma etching is
involved in the experiments. In addition, the use of carbon
tape to attach a sample on a cooled wafer introduces a tem-
perature difference that might affect how the results can be
applied to other situations. Therefore, an experiment to mea-
sure temperature on the surface of a dummy wafer and two
samples attached to the wafers with and without carbon
tape was set up. This would make possible a comparison
between wafer surface temperature and the temperature of
the sample piece with and without carbon tape. Photographs
of the experimental setup are shown in Fig. 2, where Fig.
2a depicts the backing wafer and two samples attached to
the wafer with and without carbon tape. The sample in the
upper part of the picture has no carbon tape underneath, thus,
polyimide tape Kapton was used to hold it in place. Three
self adhesive type K thermocouple TC probes from
OMEGA Corp. with temperature range of −200–1250 °C
and standard limits of error 0.75% were attached to both
samples and wafer surfaces as shown. A six-pin port on the
ECR etcher Fig. 2b was dedicated for thermocouple wires
to the handheld unit OMEGA HHM25-TC connection, al-
lowing temperature readings at all three channels.
III. RESULTS AND DISCUSSION
Dry etching plasma process of Si3N4 optical rib wave-
guide dictates three main requirements: anisotropic etching
with high aspect ratio to minimize the lateral underetch,
good selectivity to mask material, and high etch rate of ni-
tride. In the following, all these requirements are investi-
gated. The optimum parameters of the etching process were
identified with preliminary experiments and are shown in
Table I; unless otherwise mentioned, these parameters were
kept constant in all of the following experiments.
FIG. 1. Waveguide structure.
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A. Temperature measurement
The experiment was performed at chuck temperatures of
−31 and −81 °C, with all other etching parameters as shown
in Table I. Plasma was turned “on” for 2 min; longer etching
time was not advisable due to temperature limitations in TC
probe adhesives and connecting wires. Temperature reading
was performed immediately after the etching plasma was
turn off. Readings from chuck temperature controller, wafer
surface, and both sample surfaces are summarized in Table
II.
As evident from the results, the temperature offset be-
tween these two attachment methods is large. Carbon tape
adhesive with its high thermal conductivity provides an ex-
cellent path for heat dissipation toward the cooled wafer.
There is no temperature difference between the carrier wafer
and the sample attached with carbon tape, allowing the etch-
ing process to be at a truly low temperature. In contrast, there
is a large offset between the temperature of the sample at-
tached with Kapton tape and that of the carrier wafer. The
thin evacuated layer between this sample and the carrier wa-
fer acts as a thermal barrier, blocking heat flow. Also of
interest is the temperature offset between the controller tem-
perature readings and the wafer surface, which is due to the
controller probe location being different from the location of
the TC probe attached to the wafer surface. This offset is
relatively small compared to the offset between the wafer
surface and the sample without carbon tape and, as a result, it
can be neglected. However, it becomes important and should
be taken into account when samples attached with carbon are
etched.
B. Low temperature plasma etching
A sample with one layer of PR mask was patterned and
attached to the backing wafer with carbon tape. The etching
process was completed for 10 min at chuck temperature of
−30 °C. The addition of O2 into the SF6 gas flow makes
anisotropic etching possible at wafer temperatures much
higher than the −130 °C reported in Ref. 5. The aspect ratio
TABLE I. Etch parameters for etching experiments at two different
temperatures.
Chuck temperature °C −30 21
Microwave power W 305 303
Microwave reflected power W 3 3
rf forward power W 10 10
Base pressure Torr 1.5E−6 15E−6
Operating pressure mTorr 6 6
SF6 /O2 gas flow SCCM 3.65 /2.21 3.65 /2.21
FIG. 2. Experimental setup for wafer and sample surface temperature mea-
surement: a a thermocouple probe has been attached to the surface of each
sample upper and lower and wafer in the middle, with wires running to
the six-pin port, and b a three-channel handheld unit connected to the port
making possible temperature readings from all three probes.
TABLE II. Temperature readings from chuck temperature controller, wafer surface, and sample surface for










1 Before etching −31 −40.3 −30.4 −39.8
After etching −30 −38 +130 −37
2 Before etching −81 −78 −69 −78
After etching −77 −80 +138 −77
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obtained in the process is 5:1, resulting in satisfactory aniso-
tropy. A scanning electron microscopy SEM image of a
cleaved sample depicting a rib profile of Si3N4 waveguide
with PR mask is shown in Fig. 3a. For clarity, a schematic
representation of the PR mask profile before and after etch-
ing as well as resist-nitride interface and undercut in the
nitride rib is shown in Fig. 3b. Of course, the SF6 /O2 etch-
ing relies on sidewall passivation with oxide or oxyfluoride,
forming a barrier in the sidewalls and limiting further etch-
ing. As a result, reasonably anisotropic etching with rela-
tively vertical and smooth sidewalls was demonstrated.
However, mask erosion and lateral undercutting around
80 nm are noticeable. This could be due to carbon com-
pounds in the photoresist released in the process; these or-
ganics react to remove the sidewall passivation, giving lat-
eral undercutting as shown in the rib profile.
Unfortunately, the addition of oxygen into the gas flow
reduces the selectivity of nitride to resist, limiting etching
time and potential depth of the trench. The mechanism is
based on incorporation of atomic oxygen into polymer which
weakens bonds between adjacent carbons. Oxygen also sig-
nificantly increases the fluorine-free radical production in the
plasma, hence increasing the resist etch rate as well as mak-
ing the etch profile more isotropic. The remaining overall
thickness and the highly slanted sidewalls of the PR layer
Fig. 3 demonstrate poor selectivity in the process. Mea-
surement of the etch depth reveals 0.8:1 selectivity of Si3N4
over PR, with corresponding etch rates of 36 and
44 nm /min.
In order to improve selectivity in the process an oxide
hard mask of 100 nm thick was deposited over the silicon
nitride layer. Previous experimental work carried out an our
ECR etcher with parameters consistent with this process has
demonstrated selectivity of 4.6:1 of Si3N4 over SiO2. There-
fore, a patterned oxide layer can serve as a hard mask for
nitride WG etching. It should be noted here that at the end of
the process, this oxide mask does not need to be removed;
instead, it can serve as part of the oxide overcladding, a
necessary step in further processing of buried waveguides.
Etching of Si3N4 was performed for 8 min with plasma pa-
rameters shown in Table I. After removing the resist, with the
SiO2 mask left in place, the overall etch depth was found to
be 480 nm with etch uniformity 1.4% measured across a
10 mm sample, achieving 300 nm Si3N4 etched in this pro-
cess recall that 180 nm was previously etched in RIE, with
etch rate of 37.5 nm /min.
FIG. 4. SEM image of oxide-masked waveguide; a vertical sidewall dem-
onstrating highly anisotropic etching, and b rib profile including 100 nm
silicon dioxide layer and 300 nm silicon nitride.
FIG. 3. Si3N4 rib waveguide profile after 10 min etch in ECR with SF6 /O2
gas chemistry and wafer temperature at −30 °C; a SEM image, and b a
schematic representation of the PR mask profile before and after etching,
resist/nitride interface and undercut, and PR erosion both top and sidewall.
256 Celo et al.: Low temperature plasma etching for Si3N4 waveguide applications 256
J. Vac. Sci. Technol. A, Vol. 26, No. 2, Mar/Apr 2008
 Redistribution subject to AVS license or copyright; see http://scitation.aip.org/termsconditions. IP:  134.117.97.252 On: Wed, 16 Mar 2016 15:24:26
Figure 4 shows a SEM image of a cleaved waveguide.
Verticality of the sidewall demonstrates highly anisotropic
etching, with no signs of oxide-mask erosion or undercut-
ting. Also, as expected, selectivity for silicon nitride over
oxide is very good, with the oxide hard mask being very
effective. However, due to our oxide etching process not be-
ing very anisotropic, slanted edges at the oxide cap of the rib
profile can be seen. Fortunately, these slanted edges are lim-
ited to SiO2 layer of thickness of 100 nm and do not affect
the Si3N4 layer and the waveguide core itself.
C. Temperature dependent etching process
Further investigation of temperature dependent silicon ni-
tride etching was completed through another etching experi-
ment. Similar to the previous experiment, two patterned
samples with oxide/PR mask were attached to the backing
wafer: one with carbon tape adhesive sample A and one
without any special adhesion or contact aid sample B.
While the chuck temperature controller was set at 21 °C, the
other parameters remain the same, as shown in Table I. Un-
der these conditions, etching was done for 8 min with the
following results.
A cleaved waveguide image from sample A is shown in
Fig. 5, where poor anisotropic etching and 100 nm silicon
nitride undercutting demonstrate a strong temperature sensi-
tivity of the process. This predictable trend can be explained
by desorption of the deposited inhibitor layers which in-
creases with temperature, resulting in a negative dependence
of inhibitor deposition with temperature.12 The overall etch
depth of 520 nm was measured, with Si3N4 etch rate of
42.5 nm /min. There is a 13.3% increase in the etch rate
compared to the low temperature process.
Further, SEM images of WG ribs from sample B are
shown in Fig. 6. A comparison between samples A and B
shows no qualitative difference in etching results. However,
some quantitative differences can be noticed. Besides more
undercutting, a profile measurement confirms greater etch
depth 580 nm and etch rate of silicon nitride 50 nm /min
for sample B. This can be explained by the higher sample
temperature during etching. As previously demonstrated, the
carbon tape adhesive applied on sample A achieves good
thermal contact between sample and backing wafer, lowering
sample temperatures. In contrast, sample B is characterized
by a poor thermal contact, allowing elevated temperatures in
the sample.
In general, these results once more demonstrate a strong
temperature effect on the etching process. Low wafer tem-
perature plays an important role on anisotropic etching. As a
practical application, low temperature etching has demon-
strated improved characteristics for Si3N4 waveguide
etching.
IV. CONCLUSIONS
It has been demonstrated that Si3N4 waveguides can be
fabricated successfully by combining ECR plasma etching at
wafer temperature of −30 °C and SF6 /O2 gas chemistry with
the application of a SiO2 hard mask of thickness of 100 nm.
Etching is highly anisotropic with vertical sidewalls and no
undercutting. The etch rate of 37.7 nm /m achieved in these
experiments is acceptable for etching silicon nitride
waveguides. The effect of temperature on etch rate and other
parameters was also investigated. Results show that sample
surface temperature strongly affects both the etch rate and
the anisotropy in the process. By lowering this temperature,
the anisotropy can be improved.
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